Fpga-Rahmen mit Niedriger Latenz basierend auf Zuverlässiger Udp- und Tcp-Wiederzusammenfügungs-Middleware

Details

Veröffentlichungs-Nr.

EP4047480

Aktenzeichen

EP21179179

Anmeldetag

14. Juni 2021

Veröffentlichung

24. April 2024

Erteilung

24. April 2024

Rechtsraum

EP

IPC

H04L69/163H04L69/164H04L69/165H04L69/166H04L1/1607H04L69/12

Abstract

A method and system of a low-latency FPGA framework based on reliable UDP and TCP re-assembly middleware is disclosed. The need for low-latency communication in digital systems has increased drastically. The disclosed FPGA framework enables low-latency communication as a hybrid framework that supports both UDP & TCP communication. As known in art, TCP provides error checking support hence making TCP more reliable as compared to UDP, while UDP is faster but not reliable. Hence the disclosed low-latency FPGA framework latency utilizes the advantage of both UDP and TCP by utilizing UDP for its speed, while switching to TCP in case of a missing sequence in UDP. Further, the disclosed system proposes a TCP re-assembly middleware architecture for processing TCP with a lower-latency, wherein the TCP re-assembly middleware is an independent middleware that is a modular and a plug-play independent middleware.

Anmelder

Firma

Tata Consultancy Services Limited

Land

🇮🇳 Indien

Fachgebiete