Hybride Analog/digitale Entzerrerarchitektur für Hochgeschwindigkeitsempfänger

Details

Veröffentlichungs-Nr.

EP4131874

Aktenzeichen

EP22175102

Anmeldetag

24. Mai 2022

Veröffentlichung

8. Februar 2023

Rechtsraum

EP

IPC

H04L25/03H04B10/69

Abstract

Equalization circuitry for a data channel in an integrated circuit device includes an analog equalization stage coupled to the data channel, and a digital signal processing stage downstream of the analog equalization stage. The digital signal processing stage generates control signals to control the analog equalization stage, and includes a digital equalization stage that operates on output of the analog equalization stage. The analog equalization stage may further include an enhanced processing stage for optical signals, which may be selectably coupled to the analog equalization stage. The analog equalization stage may include at least one feed-forward or feedback equalization stage, and a decision stage that outputs decision signals at one of a first plurality of signal levels. The enhanced processing stage operates on the decision signals to output enhanced decision signals at one of a second plurality of signal levels of higher resolution than the first plurality of signal levels.

Anmelder

Firma

Marvell Asia Pte, Ltd.

Land

🇸🇬 Singapur

Fachgebiete