Reduzierung Redundanter Darstellung in einem Grafiksystem
Anmelder: Imagination Technologies Limited 🇬🇧
Details
- Veröffentlichungs-Nr.
- EP4254339
- Aktenzeichen
- EP23165033
- Anmeldetag
- 29. März 2023
- Veröffentlichung
- 4. Oktober 2023
- Rechtsraum
- EP
- IPC
- G06T11/00G06T11/20G06T15/00G06T1/60G06T11/40
Abstract
A method and system are disclosed for performing a render using a graphics processing unit that implements a tile-based graphics pipeline where a rendering space is sub-divided into tiles.Geometry data for the render is received, the geometry data including primitives associated with one or more vertex shader programs. The geometry data is processed using the vertex shader programs to generate processed primitives, and it is determined which tile each of the processed primitives are located in. For at least one selected tile there is stored i) a representation of per-tile vertex shader data identifying the one or more vertex shader programs used to generate the processed primitives in that tile, and ii) a representation of per-tile render data that can be used when rendering the processed primitives in that tile in subsequent stages of the graphics pipeline.it is determined whether the output of a previous render for the selected tile(s) can be used as an output for the render by comparing the per-tile vertex shader data of that tile with that of the previous render before comparing the per-tile render data of that tile with that of the previous render.
Anmelder
- Firma
- Imagination Technologies Limited
- Land
- 🇬🇧 Großbritannien
Britisches Halbleiter-Designunternehmen aus Kings Langley, das Grafikprozessor-IP-Kerne (PowerVR) sowie Prozessorarchitekturen für mobile Geräte, Automobil- und eingebettete Systeme entwickelt und lizenziert.
718 Patente in unserer Datenbank