Vordekodierer mit Schreiblogikumgehungsweg und Speicherstruktur mit Vordekodierern

Details

Veröffentlichungs-Nr.

EP4718453

Anmeldetag

11. März 2025

Veröffentlichung

1. April 2026

Rechtsraum

EP

IPC

G11C8/10, G11C8/12

Abstract

Disclosed are predecoders and structures including the predecoders. Each predecoder includes, among other components, first and second latches controlled by write and read clock signals, respectively, and a multiplexer-enabled write logic bypass path. During a write, an address signal is latched by the first latch and propagated through logic downstream of the first latch (including through a write logic block) to the second latch (which is transparent). During a read, the write logic bypass path is activated so the address signal bypasses the first latch and the write logic block and is instead propagated only through logic downstream of the write logic block to the second latch (which periodically latches the received signal). In both operations, a predecoded address signal is output but, due to activation of the write logic bypass path during the read, the time between receiving the address signal and outputting the predecoded address signal is reduced.

Anmelder

Firma

GlobalFoundries U.S. Inc.

Land

🇺🇸 USA