Speichersteuerung mit einem Digitalen Signalprozessor in Sendern zur Rausch- und Verzerrungsminderung in Speicherverbindungen

Details

Veröffentlichungs-Nr.

EP4722932

Anmeldetag

30. September 2025

Veröffentlichung

8. April 2026

Rechtsraum

EP

Abstract

A memory controller in an integrated circuit system includes a transmitter module. The transmitter module receives from a processor a bit stream including a given symbol to be transmitted according to pulse-amplitude-modulation (PAM) with N signal levels on a first lane of multiple lanes. The lanes connect the transmitter module to a memory module in the integrated circuit system. The transmitter module identifies parameters for cancelling crosstalk from other lanes on the first lane. The parameters are identified based on a pending transition in signal levels in each of the other lanes. The transmitter module superposes the parameters of the other lanes on the given symbol to adjust the given symbol on the first lane. A digital-to-analog converter (DAC) on the first lane generates an analog output to the memory module. The analog output represents the adjusted given symbol.

Anmelder

Firma

MEDIATEK INC.

Land

🇹🇼 Taiwan